Abstract-In this paper the state-of-the-art in wafer-level heterogeneous 3D integration technologies for micro-electromechanical systems (MEMS) and nano-electromechanical systems (NEMS) is reviewed. Various examples of commercial and experimental heterogeneous 3D integration processes for MEMS and NEMS devices are presented and discussed.
INTRODUCTION
This paper reviews the state-of-the-art of wafer-level heterogeneous 3D integration technologies and platforms suitable for MEMS and NEMS devices. Most MEMS and NEMS transducers require electric interfacing to the outside world, which is typically done by electronic integrated circuits (ICs) that are combined with the MEMS or NEMS transducer. Wafer-level heterogeneous 3D integration is defined within this paper as wafer-to-wafer and chip-to-wafer joining, processing and interconnecting materials and components that are prepared with different technologies including MEMS, emerging NEMS, photonics and electronic integrated circuits (ICs) [1] . Thus, heterogeneous 3D integration technologies allow the combination of high-performance MEMS and NEMS materials on top of standard IC wafers for complex systems that are not possible to manufacture with other micromanufacturing techniques.
II. WAFER-LEVEL HETEROGENEOUS 3D INTEGRATION FOR MEMS AND NEMS
Heterogeneous 3D integration technologies for MEMS and NEMS can be placed in the two categories: (1) heterogeneous integration using via-first (or anchor-first) processes as exemplified in Fig. 1 and (2) heterogeneous integration using via-last (or anchor-last) processes as exemplified in Fig. 2 . In heterogeneous integration using via-first processes, the vias establishing mechanical and electrical contacts between components on the different substrates are defined during the bonding process. On the contrary, in heterogeneous integration using via-last processes the components are first bonded to each other and the vias establishing mechanical and electrical contacts between the components on the different substrates are defined thereafter. Figure 1 . Example of heterogeneous 3D integration using a via-first process.
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Target Wafer (e.g. CMOS) Both, via-first and via-last heterogeneous 3D integration platforms are being commercially developed. The commercially most developed via-first heterogeneous 3D integration platform is used by InvenSense, Inc (US) for highvolume manufacturing of 1, 2 and 3-axis gyroscopes. Fig. 3 shows the InvenSense platform technology in which the mono-crystalline silicon MEMS sensor (in this case a gyroscope) and parts of the MEMS sensor package are prefabricated together on one wafer and subsequently bonded to the CMOS IC wafer that contains an etched cavity as indicated in Fig 3. The bonding and sealing is done directly to the top of the CMOS Al metal layer using an Al/Ge eutectic bonding process [1, 2, 3] . Fig. 4a shows a cross-sectional image and Fig. 4b a top view of a commercial gyroscope that has been manufactured with this technology [3] . A commercially available via-last heterogeneous 3D integration platform technology has been presented by semiconductor foundry TSMC, Ltd (Taiwan) [4] . The process flow for this standardized MEMS technology platform is shown in Fig. 5 and can be used to implement IC-integrated MEMS devices such as inertial sensors. Fig. 6 shows evaluation device structures that have been manufactured with the MEMS on IC integration platform. Figure 3 . Via-first heterogeneous integration platform (Nasiri-fabrication) from InvenSense which is used for high-volume manufacturing of commercially available gyroscopes. [1, 2] Generally, the main advantages of via-first processes are that the components can be completely manufactured prior to bonding and integration and that the integration can essentially be done in a single-step bonding process as depicted in Fig. 3 . Disadvantages of via-first processes are that they all require aligned substrate-to-wafer bonding, which adds process complexity and has limitations in the achievable post-bond alignment accuracies [5] . Also, the implementation of reliable via bonding processes for vias with dimensions of below 10 µm seems challenging. In contrast, via-last processes hold promise for MEMS and NEMS with extremely small device dimensions in the nm-range, very small via dimensions in the sub-µm-range and placement accuracies of the components on the target wafer in the nm-range. The distance between the device membrane and the substrate surface can be accurately defined in a large interval between 100 nm and several tenths of µm by the bond layer thickness. In addition, via-last integration schemes that rely on wafer bonding processes that have no precise substrate-to-wafer alignment requirements can be less complex and costly. In the following two sub-sections, a number of via-first and via-last heterogeneous integration platforms are presented that have been described in literature. 
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A. Wafer-Level Heterogeneous 3D Integration Platforms Using Via-First Processes
One of the first examples of via-first heterogeneous integration of MEMS with functional CMOS ICs is the monocrystalline silicon mirror array shown in Fig. 7 . The array consists of 32 x 32 mirrors with dimensions of each mirror pixel of 1 mm x 1 mm [6] . A variation of the via-first heterogeneous integration platform shown in Fig. 3 was used for the mirror integration [6] . In this process, mirrors, hinges and via bumps are partly pre-manufactured in a silicon wafer stack before the wafer stack is bonded to the CMOS IC wafer. Thereafter the bonded mirror wafer is thinned and further processed to form the mirror plates. 
MEMS Process CMOS Bump Process
Wafer-Level Heterogeneous Integration Process Figure 8 . Wafer-level via-first heterogeneous integration platform for arrays of atomic force microscope tips. [7] Another well-developed wafer-level via-first heterogeneous integration platform has been used for integrating arrays of atomic force microscope (AFM) tips made of mono-crystalline silicon on top of ICs [7] as shown in Fig. 8 . The AFM tips are first fabricated on an SOI wafer and then transferred to a glass wafer by polyimide bonding and sacrificial etching of the SOI substrate. Thereafter metal studs and the patterned adhesive polyimide layer are formed on the backside of the AFM tips. Then the glass wafer with the AFM tips is aligned and bonded to the electronic IC wafer using combined solder bump bonding and polyimide adhesive bonding. Finally the transferred AFM tips are released from the glass wafer by laser de-bonding. The glass donor wafer is used to enable the laser de-bonding process and facilitate accurate wafer-to-wafer alignment before bonding. Fig. 9 shows SEM images of the integrated AFM tips. The dimensions of the vias of the AFM tips are 15 µm in diameter, the AFM tip array has a pitch of 130 µm x 100 µm and the mono-crystalline silicon AFM cantilevers are 300 nm thick. Figure 9 . Arrays of atomic force microscope tips integrated on electronic ICs using the via-first heterogeneous integration platform shown in Fig. 8. [7] 
B. Wafer-Level Heterogeneous 3D Integration Platforms
Using Via-Last Processes Demonstrations of via-first heterogeneous integration technologies for MEMS and NEMS include infrared bolometer arrays [8] [9] [10] [11] [12] [13] [14] , arrays of tilting and piston-type micro-mirrors [14] [15] [16] [17] [18] , micro-pirani vacuum gauges [19] , RF MEMS [1, 20] and many more devices [1] . For most of these applications, adhesive wafer bonding has been used to join the MEMS and the IC wafers. Bonding with a polymer adhesive has the advantage that the MEMS or NEMS wafer and the CMOS IC wafer can be bonded with very high yield and without any surface pre-treatment or surface planarization [14, 21] . The first MEMS device that has been integrated with a fully functional CMOS IC using very large scale via-last heterogeneous 3D integration is the 1-megapixel monocrystalline silicon micro-mirror array shown in Fig. 11 [16] . Fig. 10 shows a detailed process flow for the integration of the mono-crystalline silicon micro-mirror array. The array has a pixel pitch of 16 µm x 16 µm, the silicon mirror membranes are 340 nm thick and have an extremely well defined distance of 700 nm to the addressing electrodes on the underlying CMOS ICs. The mirror vias have a diameter of 2 µm and the torsional mirror hinges are 600 nm wide.
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Other examples of devices that have been demonstrated using via-first heterogeneous 3D integration technologies are hidden hinge, piston-type mirror array consisting of 96x96 mirrors with a pitch of 40 µm x 40 µm as shown in Fig. 12a [18] , and 320x240 pixels Si/SiGe quantum-well infrared bolometers arrays as shown in Fig12b [8, 12, 13] . Figure 12 . (a) Two-layer (hiden hinge) piston-type mono-crystalline silicon mirror array [18] and (b) IR SiGe quantum well bolometer array [13] .
C. Wafer-Level Heterogeneous 3D Integration Platforms Using Device-Distribution Approaches
Conventional wafer-to-wafer heterogeneous integration platforms are an attractive and cost-efficient integration approach if the components manufactured on both wafers have high manufacturing yield and if they are comparable in size. However, in applications where the die size difference is large, wafer-level integration has a large cost penalty that makes it difficult to compete against the better established pick-andplace technology or, if the process allows it, monolithic integration. Indeed, a key prerequisite for wafer-level integration is that the chip or device to be transferred and the corresponding receiver die must have the same pitch on their respective wafers. This is cost effective in case of similar die size on the respective wafers as in the examples in sections A and B. However, when transferring devices that are much smaller than the receiving die, a lot of unused space is lost on the wafer carrying the devices to be transferred, resulting in cost inefficiency. Figure 13 . Wafer-to-wafer selective component distribution (microdevice distribution) from one donor wafer to several target wafers using a modified version of the process shown in Fig. 7 . [22] To address these shortcomings of wafer-level heterogeneous integration platforms, modified heterogeneous integration schemes have been proposed. These technologies include wafer-to-wafer selective component distribution, also called microdevice distribution (MD) technology [22] [23] [24] [25] , chip-to-wafer pick-and-place technologies [26, 27] , the use of expandable handle substrates [28] and chip-to-wafer selfassembly techniques [1] . Fig. 13 and 14 shows a technology that is based on a selective transfer of devices to create the distribution function of a fraction of costly devices from one "source" wafer, having a high device density, to populate many receiver wafers having a lower device density. Hence the cost of the transferred device is distributed over the number of wafers populated. Fig. 14 shows how this method has been applied for the distribution of RF circuitry and RF MEMS switches [23] . The piezoelectrically actuated beams that are transferred to the RF substrates consist of a 1.5 µm silicon nitride structural layer and a deposited layer of PZT, Pb(Zr 30 Ti 70 )O 3 , which is grown onto a non-planar mixed interlayer of TiO 2 and Ti/Pt. Distribution of AFM cantilever and SMA foils has also been demonstrated [24, 25] . Piezoelectrically actuated beams are fabricated on the source wafer and are selectively transferred to the receiver wafers. [22] [23] [24] [25] An elegant solution for via-last heterogeneous integration of expensive III-V materials that are only available in small wafer sized onto standard sized silicon wafers is shown in Fig.  15 [26] . In this approach, non-patterned dies (parts of a wafer) that contain the photonic layers of interest are placed on a polymer coated silicon target wafer in the areas were the components are needed. This can be done by inexpensive high-speed pick-and-place processes since only very low placement accuracies are required. After the dies are bonded, they are thinned and subsequently patterned and etched using wafer-level processes to form the photonic devices. A variation of this approach in which stretchable temporary transfer substrates are used is shown in Fig. 16 [28] .
In addition to the presented integration processes, a number of interesting transfer printing and stamping transfer methods using via-last and via-first processes have been proposed to integrate such materials as carbon nanotubes and graphene sheets into silicon substrates [1, [29] [30] [31] . Figure 15 . Die-to-wafer placement of component materials and subsequent wafer-level bonding, processing and interconnecting the integrated components. [26] Figure 16 . Process sequence of the transfer method based on stretchable temporary substrates. a) Source wafer on expandable dicing tape b) Dicing of wafer into dies c) Expansion of the tape to increase distance between dies d) Dies transferred to a temporary wafer covered by thermal release tape e) Removal of dicing tape f) Transfer of dies to a larger target wafer using adhesive wafer bonding g) Removal of the temporary wafer through thermal release . [28] III. DISCUSSION AND CONCLUSIONS Wafer-level heterogeneous integration technologies allow the combination of different high-performance materials and sub-systems to form advanced MEMS and NEMS devices. Thus, no compromise in the material selection has to be made and the same chip area can be used very efficiently both for the MEMS or NEMS parts and for the electronic parts for the signal read-out. These features enable complex, heterogeneous MEMS and NEMS solutions with high integration densities and high performances. For example, the close proximity of the sensor electrodes and the read-out electronics minimizes parasitic capacitances for capacitive MEMS and NEMS sensors, thus enabling sensing electrodes to be significantly reduced in size while maintaining sensitivity. Thus, the overall device dimensions and consequently their cost can be reduced.
It is remarkable that heterogeneously integrated MEMS devices have recently emerged and succeeded in very competitive markets such as for very high-volume consumer applications [2] [3] [4] . Some of the contributing factors to this commercial success of heterogeneous integration technologies are their compatibility with fables MEMS business models, the ability to utilize standard CMOS ICs from various sources and the possibility to shrink the overall MEMS or NEMS device dimensions and thus, enabling the combination of multiple sensors on a highly integrated single chip. In addition, an infrastructure with several MEMS foundries have emerged in recent years which has made fabless MEMS business models viable.
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